Abstract: Periodic steady-state behaviour of cross-coupled LC-tank oscillator is of critical importance in ultra-low power, lowvoltage transceiver circuits. Understanding the major factors affecting amplitude, oscillation frequency and power consumption would lead to more optimised oscillator design particularly for short-range wireless transceivers. This study presents a new approach for evaluating the amplitude of the main component, oscillation frequency and power consumption of cross-coupled LC-tank oscillator. Three major factors, affecting oscillator functionality are examined. In order to obtain a general design methodology, the effects of oscillator parameters such as transistors' sizes, inductor and capacitor values are investigated. An intuitive discussion about oscillator behaviour and a design procedure are presented. The theoretical results are verified by circuit simulations in the 0.18 µm CMOS process.
Introduction
Oscillators are one of the most common functional blocks in communication systems. Integrated LC voltage-controlled-oscillators (VCOs) are used to up-and down-convert signals and have particular importance in fully integrated transceivers [1] . Proper estimation of amplitude and oscillation frequency is a key factor in achieving suitable performance for a VCO [2, 3] . Owing to the fact that a VCO is a non-linear circuit, during the design phase, it is difficult to accurately predict the output voltage, oscillation frequency and power consumption. Therefore a comprehensive analysis which clearly defines the relations between oscillation amplitude, oscillation frequency and power consumption is of critical importance to the designer. Phase noise is another important parameter in the design of oscillators. However, in short range bio-implantable transceivers phase noise would be less problematic and the designer can trade it with other parameters like power consumption.
Some of the previous analytical works on oscillators relate the amplitude of oscillation to bias current and parasitic parallel resistance of the LC tank. In [4, 5] a complex set of equations requiring mathematical computer aided solutions are used for estimating the amplitude. In other works, such as [5] [6] [7] [8] the operation of oscillators are analysed under two different regimes: † Current-limited regime where single-ended peak amplitude is proportional to bias current times tank parallel losses. † Voltage-limited regime where the amplitude is limited by supply voltage.
In these two regimes, the effects of inductance and capacitance values are not considered and the only important parameter affecting amplitude is considered to be the parasitic losses of the LC tank. A major drawback of these analyses is that the effect of cross-coupled transistors in determining oscillation amplitude and frequency is ignored. Moreover, in these works, the border between these two regimes is not clarified. In this paper, we will define this border and behaviour of the oscillator in these two regimes is described.
Another parameter affecting oscillation amplitude is oscillation frequency. The effect of frequency on amplitude is not considered in most analytical approaches. The frequency variations lead to amplitude changes, hence, an FM to AM modulation happens in many oscillators. This FM to AM conversion is more apparent especially in short-range oscillator transmitters in which the oscillator is directly connected to the antenna [9] . In [7] , an equation is derived for oscillation amplitude. However, in the equation for the amplitude, the effect of frequency variation is not considered.
In [10] , the LC tank of an oscillator is analysed using perturbation analysis to find out the effect of varactor non-linearity on oscillation frequency. It is shown that the non-linearity of the oscillator varactor changes the frequency in a way which is different from what is obtained from the well known 1/ LC √ equation. A similar approach is taken in [11] to examine the effect of mismatch. However, the non-linearity of transistors is not considered.
In this paper, an analytical method is presented that provides a quantitative understanding of output voltage amplitude, oscillation frequency and power consumption and will allow us to design an optimised CMOS oscillator.
The analysis approach focuses on the effects of transistors sizes, inductance and capacitance values. According to the derived equations, a discussion about oscillator functionality is presented and finally a design procedure for having minimum power consumption is presented. This paper is organised as follows. In Section 2, the model of the CMOS oscillator used in this paper is introduced. Analytical relations for transistor current and output voltage are derived, too. The oscillation frequency and the effects of oscillator parameters are discussed in detail in Section 3. Section 4 is focused on power consumption. The behaviour of the oscillator in the two above mentioned working regimes is discussed in Section 5. A design procedure to minimise power consumption for a specific oscillation frequency and output voltage amplitude is presented in Section 6. Finally, conclusions are drawn in Section 7.
Output voltage amplitude
The schematic of the VCO studied in this work and its equivalent circuit model are shown in Figs. 1a and b, respectively. According to Fig. 1a the oscillator consists of two identical cascaded sections whose outputs are 180°out of phase. The two transistors of the VCO are modelled by two non-linear current sources as shown in Fig. 1b . The resistor R in this model is the series resistance of the inductor. In our analysis, we would like to replace the series combination of R and L with its equivalent parallel combination (R eq and L eq ). If the quality factor of the RLC tank is high, this conversion can be achieved using the following equations
where Q L is the quality factor of the inductor (L) and can be found from
To obtain the analytical equations, we consider a half circuit model for the oscillator as demonstrated in Fig. 2 . In this figure, L eq is the equivalent parallel inductance of the LC tank at the frequency of ω, and C is the total capacitance at the output node including the varactor, parasitic capacitance of transistors and load capacitance. R eq is the equivalent parallel resistance of the inductors at the frequency of ω. i S1 is a non-linear current source by which a transistor is modelled.
Since the two outputs of the oscillator are 180°out of phase, the two output voltages of Fig. 1a can be expanded in a Fourier series as the following
where A 0 , A n and B n are the Fourier series coefficients. Fig. 3 shows the typical waveform of the drain current of M 1 , which is modelled by i S1 in Fig. 2 . In general, the output currents of transistors are not symmetric. Therefore neither A n nor B n coefficients can be assumed zero. Although the current is not symmetric, in many works, the symmetry of transistor current is assumed for the sake of simplicity [5] .
Owing to the fact that MOSFETs are acting like switches, we can approximately consider the transistor current to be zero for half of each period, that is, 0 ≤ t ≤ T/2 (Fig. 3) . During the second half period (T/2 ≤ t ≤ T ) the transistor is on and passes through the saturation region very rapidly and remains in the triode region for most of the time. For simplicity, here it is assumed that the transistor is in the triode region during the second half cycle and its current can be obtained from the following equation
where µ n is inversion layer mobility, C ox is gate oxide capacitance per unit area, V T is threshold voltage, and W and L G are the width and length of M 1 , respectively. To check the validity of the above assumption, the current of transistor represented by (6) is drawn in Fig. 3 by the dashed line. Comparing the current obtained from (6) (dashed line) and the exact current obtained from simulation (bold line), it is clear that when the transistor is on, (6) faithfully represents the actual transistor current. Hence, we will use (6) for the half period when the transistor is on and assume the current is zero for the other half period.
Since the drain current is periodic, it can be represented by the Fourier series as the following
In (7), a n and b n are given by
Now using the half circuit model of Fig. 2 , the nth harmonic of the output voltage in (4) could be computed by multiplying the nth harmonic of the output current by the output impedance.
Using this method, 2n equations for 2n variables, that is, A 1 , …, A n , and B 1 , …, B n , can be obtained. Solving these 2n equations, all A n and B n coefficients can be found. However, solving these 2n equations simultaneously in terms of circuit parameters are very complicated and the results would not convey any useful qualitative information about the amplitude of the output voltage harmonics. To overcome this problem, we assume that the second and higher order harmonic can be neglected. Fig. 4 shows the ratio of the amplitude of the second harmonic to the amplitude of the first harmonic for different values of inductance and transistors sizes. As shown in Fig. 4 , in the worst case, the first harmonic is nearly five times larger than the second harmonic. Assuming that the amplitude of higher order harmonics decreases as the harmonic order increases, we can ignore the harmonics and use the following equation to obtain the amplitude of the main component. Although this technique does not provide any information about the amplitudes of harmonics, it can estimate the amplitude of the main component quite accurately as will be seen later. Therefore for the sake of simplicity, Fourier series of (4) and (5) and (7) are simplified to the following equation
Therefore the output voltage is equal to
According to (10) , the Fourier series coefficients of the output current could be found as a function of the output voltage Fourier components. That is Using (6), (8), (9) in (11) and solving for A 1 and B 1 leads to
where x = µ n C ox W/L G and A 0 is the DC component of the output voltage (A 0 ≃ V DD if the series resistance is negligible). According to (12) and (13) in order to find the amplitude of the main component the parameter A 0 should be known. Unfortunately, finding an exact equation for A 0 is a non-trivial task and the result is so complicated that it would not be very useful for designing the oscillator. One way to overcome this problem is to assume A 0 ≃ V DD . A better approximation for A 0 can be found by assuming that A 0 is less than V DD by an amount equal to the DC voltage drop across the series resistance of the inductor (R). According to Fig. 1b A 0 can approximately be estimated from
and the amplitude of the main component is
In order to check the accuracy of (12), (13) and (15) in estimating the amplitude of the main component the main circuit parameters; that is, the capacitance, inductance and transistor sizes, are varied over a relatively large range and the amplitude is obtained from simulations and calculation. The results are illustrated in Fig. 5 . As can be seen in this figure, (12), (13) and (15) predict the amplitude of the main component quite accurately. The error in all cases is less than 10%. Also, note that assuming A 0 ≃ V DD is a good estimate when the size of transistors or the value of the capacitance is changed. The variations of oscillation frequency (ω) affect R eq and thus B 1 in (13), that is, higher ω results in a bigger R eq and smaller B 1 . Therefore the value of oscillation frequency plays a critical role in determining the first harmonic amplitude.
Frequency of oscillation
In this section, the non-linear behaviour of transistors will be considered in determining oscillation frequency. As will be shown later in this section, transistor non-linearity has a considerable effect on oscillation frequency of the cross-coupled LC-tank oscillator. According to the circuit model of Fig. 1b for the oscillator of Fig. 1a , the following 
In (19), ω is equal to 1/ LC √ = 2p/T . Note that (19) is valid only for the time period in which the current is zero (T n /2 in Fig. 6 ). The difference between T and T n (refer to Fig. 6 ) is 2t. Hence, in order to find an exact value for oscillation frequency t should be calculated.
Referring to Fig. 6 and assuming the time origin is where the voltage V n is equal to V DD , the coefficient K 2 in (19) should be zero. Therefore (19) can be simplified to the following equation
The parameter t can be obtained from (20) by setting V n (t = t) = K 0 , leading to
As shown in Fig. 6 , the period of the output voltage of the oscillator (T n ) can be found as the following
Therefore oscillation frequency is found from the following equation
To check the validity of the above equation the oscillator is simulated with different parameters in SPICE. Fig. 7 illustrates the oscillation frequency obtained from (23) and compares it with simulation results. As can be seen in Fig. 7 , there is a reasonable agreement between circuit simulations and (23). In Fig. 7 , in the calculation of frequency using (23), the value of K 0 is obtained from simulation and K 1 is approximated by the first harmonic amplitude. Also shown in Fig. 7 is the oscillation frequency obtained from the well known equation of 1/ LC tot in which C total is the total capacitor at the output node. As can be seen, there is a relatively large discrepancy between the value obtained from simulation and 1/ LC tot . It is typically stated that the reason for this discrepancy is the non-zero resistance of the inductor. Simulations of the oscillator with R = 0 and R = 5 Ω show that for both cases the difference between the curve of 1/ LC tot and simulations are considerable. This shows that the main reason for the oscillation frequency to be different from 1/ LC tot is the inherent non-linearity of the oscillator. According to (21), the oscillation frequency will be 1/ LC tot only if we can make K 0 equal to V DD . This cannot be achieved in practice when the effect of non-linearity is large.
Referring to (23), K 0 plays a critical role in determining oscillation frequency and without knowing the value of K 0 the frequency cannot be calculated. K 0 is a quantitative parameter of oscillator non-linearity. When the non-linearity of the oscillator is increased, the difference between V DD and K 0 increases, too. Finding an equation for K 0 is a difficult task. Instead, we have run many simulations with different circuit parameters to obtain an empirical equation for K 0 . The values of K 0 obtained from these simulations are illustrated in Fig. 8 .
Using curve fitting, we have found the following empirical equation for K 0
where ξ is a constant coefficient that needs to be found only once by simulation. When ξ is found from simulation, (24) Fig. 6 Two output voltages of oscillator can be used for other circuit parameters to obtain K 0 and to find the oscillation frequency. To verify (24), the oscillation frequency is obtained from (23) and (24) and is compared with simulations. The results are illustrated in Fig. 9 . These curves clearly show the accuracy of (23) and (24). In these calculations the coefficient ξ is equal to 0.052.
According to (24), K 0 is proportional to 1/ W √ (L G = 0.18 µm). As mentioned above, K 0 is an indication of the non-linearity of the oscillator. Hence, transistors with higher aspect ratios lead to a smaller K 0 and consequently more non-linearity. As the non-linearity of the circuit increases, (23) gives the frequency of oscillation more accurately than 1/ LC tot .
As (24) indicates, K 0 is an increasing function of the capacitor value. This means increasing the capacitance leads to less non-linearity and the oscillation frequency will be closer to the ideal value of 1/ LC tot . The inductor has an opposite effect on the non-linearity of the oscillator and as L is chosen larger the non-linearity increases. Note that the size of transistors has the greatest effect on the non-linearity compared with the capacitor and inductor.
Power consumption
In order to have a quantitative estimation of the oscillator power dissipation, the DC current drawn from supply by the oscillator should be obtained. According to (7), a 0 is the DC component of each transistor current. Using (6)-(8) a 0 is equal to
where
If we ignore the variation of A 0 , α is constant and (25) could be written as the following
where γ′ = A 0 + V T ·(12π 2 − 64). As can be seen in (26), the DC current of each transistor depends on the size of transistors (x) and the equivalent parallel resistance of the LC tank. The total power consumption of the oscillator can now be found as the following www.ietdl.org Fig. 10 shows the effect of transistors sizes, as well as inductor and capacitor values on power dissipation of the oscillator.
Discussion
In [8] , two operating modes are defined for an oscillator, that is, † Current-limited or inductance-limited regime. † Voltage-limited regime.
In the current-limited regime, the tank amplitude linearly grows with the bias current until the oscillator enters the voltage-limited regime. In the voltage-limited regime, the amplitude is limited to a voltage, which is determined by supply voltage and/or a change in the operation mode of active devices (e.g. MOS transistors entering triode region).
In the current-limited regime, the tank amplitude grows with L for given a E tank and ω 0 as indicated in [8] . In this region, the inductance can be supposed to be the independent variable and it is possible to describe the oscillator behaviour as a function of L. This alternative denomination will facilitate the understanding of various tradeoffs in oscillator design throughout this work. Once the tank amplitude reaches V limit , it stops increasing with further increase of the inductance and the oscillator will enter the voltage-limited regime as before and increasing the inductance value only increases the non-linearity of the circuit and changes the oscillation frequency [(23) and (24)].
To investigate this phenomena, a series of calculations for different values of inductance and current is performed using (12), (13), (16) and (25) for a constant oscillation frequency. To keep the oscillation frequency constant, the production of L and C is kept constant (ω is assumed to be 1/ LC √ ). For ten different inductance values (from 1 to 10 nH) the width of transistors is swept and the values of the first harmonic and the DC current (a 0 ) are obtained. The calculation results are shown in Figs. 11 and 12 .
According to Fig. 11 , increasing the bias current for low inductance values leads to larger output voltage amplitude. For large inductance values, increasing the bias current does not have any major effect on the amplitude of the voltage.
Since the bias current is mainly determined by the size of transistors, the current limited regime can be viewed from a different perspective, that is, the transistors sizes can be used as the independent variable instead of bias current.
As shown in Fig. 12 , the output voltage amplitude depends on the size of transistors only for small inductance values and when the inductance values are increased, the output voltage is approximately constant and transistors' sizes do not have any major effects on voltage amplitude.
Based on (12) and (13), three parameters (A 0 , x and R eq ) determine the values of A 1 and B 1 . A 0 is not a strong function of transistors sizes. It can be assumed to be constant; consequently A 1 and the first part of B 1 in (13) will be approximately constant. The second part of (13) is an inverse function of both x and R eq . Small value of inductance leads to a smaller value of series resistance (R) and consequently R eq , therefore B 1 will be a stronger www.ietdl.org function of x or transistors sizes. When the inductance is increased, the second part of (13) becomes smaller and it does not have any critical effect on B 1 and the value of first harmonic will be approximately constant [according to (1) and (3), if the Q and ω are constant, R eq is a direct function of R which is increased by increasing the inductance value].
In [8] , two important concepts of 'waste of inductance' and 'waste of power' in the voltage-limited regime are defined. In this work, two similar concepts of 'waste of inductance' and 'waste of transistors sizes' are presented. Increasing L beyond the value that puts the oscillator at the edge of the voltage-limited regime will degrade the noise performance in proportion to the excess inductance [8] , and hence will result in waste of inductance. Similarly, increasing the transistors sizes which lead to a higher bias current in excess of the value that places the oscillator at the borderline of the two regimes will not improve the noise performance of the oscillator and therefore induces the more commonly appreciated concept of waste of power [8] . The borderline of these two regimes can be obtained from (13). When the second part in (13) becomes very smaller than the first part, oscillator enters the voltage-limited regime. Therefore the condition of entering the voltage-limited regime is
A smaller inductance results in better noise performance for a given bias current [8] . The optimum inductance for optimum noise performance is obtained when the design lies at the verge of the tank amplitude or startup constraint. Another effect of increasing the inductance value is on oscillation frequency. According to (23) and (24), a larger inductance leads to a smaller K 0 (or higher non-linearity behaviour) and therefore more frequency error occurs for a constant production of L and C. The variations of oscillation frequency as a function of inductance and transistors sizes are shown in Fig. 13 . According to Fig. 13 , the minimum achievable inductance value is desirable to have more precise oscillation frequency.
Design procedure
Design constraints for a LC VCO are imposed on power dissipation, output voltage swing, frequency tuning range, startup condition and die area.
First, the maximum power constraint is imposed in the form of the maximum bias current drawn from a given supply voltage, that is
Second, the tank amplitude is required to be larger than a certain value determined by the succeeding stage. The tuning range of a VCO is required to be in excess of a certain minimum percentage of the centre frequency, ω 0 . The LC tank is made tunable by implementing the capacitor of the LC tank using a varactor.
Finally, the on-chip spiral inductors take a relatively large area. Therefore the length of the edge of the square in which the inductor is laid out should be smaller than a specified value (d < d max ) [8] .
Now, according to the above mentioned constraints, a design procedure is presented. The goal of the design is to develop a LC VCO which meets the above constraints with minimum power. The design procedure is as follows:
(i) For a certain oscillation frequency (for a constant product of L and C) and according to (12), (13) and (16) a set of curves similar to Fig. 12 can be plotted. These curves show the amplitude of the output voltage as a function of the inductance and transistor sizes. Then, the crossing points of the line specifying the desired amplitude and the curves show the appropriate range of inductance and transistors sizes when the required amplitude can be achieved. According to the previous section, the smallest values of inductance and transistors sizes are the best choices.
(ii) According to the obtained values of stage (i) and (23), (24), the oscillation frequency as a function of the capacitor is obtained. Then, by solving the non-linear (23), the value of C for a specific oscillation frequency is achieved.
Conclusion
In order to obtain a better understanding of the cross-coupled oscillator, analytical equations were obtained in this paper. Based on these equations it is possible to estimate the effect of different circuit parameters on oscillation amplitude and frequency. For the frequency, an empirical equation was found by curve fitting which has an excellent agreement with simulations. Using this equation, it was shown that the non-linearity of the transistors has a great effect on oscillation frequency and makes it different from what is obtained from the well known 1/ LC tot equation. According to the equations, a discussion about the circuit behaviours were presented and a design procedure for having minimum power is introduced. Inductance value is swept from 1 to 10 nH by 1 nH increment (production of L and C is kept constant for f = 1.5 GHz and the aspect ratios of transistors are equal to 100 µm/0.18 µm)
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